Abstract : In this paper, the authors propose an original method for the determination of precedence graphs for Assembly Line Design. This method is based on the transformation of a set of assembly sequences into an hypergraph including " and" and "or " precedence relations between assembly tasks.
INTRODUCTION
In the field of assembly, Assembly Process Planning (APP) is an important problem since it is a necessary preliminary step for Assembly Line Design (ALD) or Assembly Line Balancing (ALB). However, APP is still handled empirically in most factories. This may be convenient when the production volume is high and each operation is performed on a specific workstation, then the assembly system structure depends weakly upon the chosen assembly plan. The problem is different when the production volume is such that several operations are to be performed on each workstation. In this case a good assembly plan is not only an easy one but also one leading to a set of efficient workstations (with few tool changes, few idle time ...). Thus what is required is a determination of all the good assembly plans and a method allowing to define the assembly systems from the set of these plans.
Many authors have proposed methods for assembly line balancing or assembly line design. They may be parted in two categories, depending upon the model they have used for the assembly process : -Most works, the first ones having been presented in the early 60 th , are based on the partition of precedence graphs, a good survey has been given by S. Ghosh. (1989) -More recently, D.F. Baldwin and al.(1987) , have used assembly sequences, that define total orders on the assembly tasks.
Each category of works presents advantages and drawbacks.
-Assembly sequences define more precisely the assembly process than a precedence graph, since it specifies the exact order of the tasks. Also, there are efficient methods allowing to find the valid assembly sequence for any given product,as those proposed by : J.M. Henrioud (1991) , L.S. Homem de Mello (1991), T.L. De Fazio (1987) and A. Delchambre (1990) .
-Precedence graphs are a compact representation of a set of assembly sequences and they require only one partition for the tasks to stations assignments. Also, there exists since many years software programs for ALD and ALB. However, the main problem with precedence graphs is that there are very few methods allowing to find them systematically, existing ones are either timeconsuming or incomplete. In industry they are built heuristically. Moreover, as we shall see, for a given product several precedence graphs may be required to encompass all the available assembly sequences.
That is why, the authors propose in this paper an extension of the classical precedence graphs into precedence hypergraphs, as well as a method to produce these hypergraphs from any set of assembly sequences previously obtained.
2.STATE OF THE ART
First, let us introduce a simple and classical example which will help to present the problem addressed and the main concepts. This example given in figure 1 is mainly a tube " a ", closed at its two ends by lids : " c " and " d " and which contains a part " b ". We shall assume that the tube will be the base component for the assembly process. It is then easy to see that there are four assembly sequences :
The reader will also easily convince himself that no single precedence graph may be associated to this product. It requires at least two precedence graphs, as given in figure 2.
Precedence graph are based implicitly on the assumption that the partial order for the tasks realisation may be represented by a conjunctive set of precedence relations : aPb and aPd and … (P stands for : " must always precede "). This is not always true, as shown by the example above, where the precedence constraints are given by :
aPb and aPc and aPd and (bPc or bPd).
Works on the determination of precedence graphs may be parted in two classes, depending upon the input data they use. Some authors try first to obtain the precedence constraints and the logical relations between them. Others consider that the input data are the set of valid assembly sequences.
From works of the first category, the oldest work dealing with the research of precedence graphs for assembly is by B. Frommhertz and J. Hornberger. (1988) . They proposed a method based on the contacts and possible motions between parts. They considered only the " and " relations between the mating of parts and they did not consider precedences for parts having no contact between them.
More recently, A. Delchambre (1990) has developed a software for assembly plans generation and assembly constraints determination. In his approach the operative constraints are expressed by precedence conditions between the product liaisons. K.S. Naphade (1997) has proposed a complete method for the determination of precedence graphs from a logical combination of precedence constraints between assembly liaisons. His approach involves a transformation of disjunctions between precedences in " if … then " statements leading to decision graphs. This method is based on liaison approach which has been proved less efficient than component approach, due to the cycles in the liaisons graphs which does not allow biunivocity between liaisons setting and components mating.
Two authors have proposed methods belonging to the second category, that is using the set of valid assembly sequences.
K. Chen (1994) has developed a complete method for the transformation of a set of assembly sequences in a minimal set of precedence graphs. His approach involves complex heuristics whose computing time is not evaluated by the author but is certainly very high.
A. Bratcu (1999) has proposed recently a complete method to produce a minimal set of precedence graphs from a set of assembly sequences. Her approach is based on a property that a set of assembly sequences must possess, so that this set may be represented by a single precedence graph. This property allows to part the initial set of sequences in subsets, each one associated to a single precedence graph.
From this brief survey, we observe that existing works are either incomplete or complex and time consuming. The complexity is due to the possibility of disjunctions between precedences. When there are only conjunctions, then a single precedence graph is available and easy to obtain. Our objective in this paper is to propose a simple method dealing with a restricted possibility of disjunctive relations and involving an extension of the classical precedence graphs : precedence hypergraphs that may be used as an intermediary step to precedence graphs or as a new tool for ALD and ALB.
An important point in the problem of APP is that assembly constraints are not naturally expressed in terms of conjunctions and disjunctions of precedences, but as geometric and stability constraints. Geometric constraints express the impossibility to mate two parts due to the absence of a free collision trajectory, they may be expressed in terms of precedences. This is less straightforward for stability constraints that forbid some assembly operation due to the fact that the resulting subassembly is unstable, that is its parts are liable to fall apart. Thus since most APP methods provide assembly sequences and assembly constraints it is at least as direct to define precedence graphs from the assembly sequences as from the assembly constraints.
PROBLEM STATEMENT AND BASIC NOTATIONS

Problem statement
The problem to solve, in its more general form may be stated as : " given a set of symbols S and a set E of strings, built from all the symbols in S, each one being used one and only one time : find a precedence hypergraph which produces all the strings and only the strings of S ".
An hypergraph, defined in section §3.3., is a generalisation of the traditional precedence graph.
In the following, a precedence hypergraph (or in the simple cases a precedence graph) will be said equivalent to a set of assembly sequences E iff E is the set of assembly sequences generated by this hypergraph.
Basic assumptions
Following T. De Fazio and al.(1987) , we shall assume that assembly constraints, for any assembly task i, may always been expressed as :
f(S-{i})Pi and iPg(S-{i})
Where : S is the set of assembly tasks and f and g are two logical functions.
For T. De Fazio and al., assembly tasks were defined as the realisation of liaisons between components. In this paper an assembly tasks will be the mating of a part (elementary part or subassembly) to a base subassembly.
Since any logical function may be written on a normal conjunctive form, that is a conjunction of clauses, each clause being a literal (here an assembly task) or a disjunction of literals, it will be assumed that assembly constraints may always been written as :
Where i, j, a 1 , a 2 ,…, b 1 , b 2 ,… are assembly tasks and A 1 , A 2 , …, B 1 , B 2 ,… are disjunctions of assembly tasks, that is : A 1 = a k v a k+1 v…, B 1 = b k v b k+1 v… ∧ and v are respectively "and" and "or" inclusive symbols.
It is obvious that P is distributive to v and ∧. Thus expressions above may equivalently been written as :
where A 1 Pi (resp.jPB 1 ) may also be written : a k Pi v a k+1 Pi… (resp. jPb k v jPb k+1 v…)
It is essential to state that since the approach proposed here starts from the assembly sequences, the precedence relations are initially unknown, they are known at the end of the resolution. Hence, when a problem is solved, precedences must be checked, to verify that they meet the above conditions.
Precedence hypergraphs
Definition : A precedence hypergraph is a set E of nodes and a set of elements of P(E)xP(E) : the hyperarcs (P(E) being the set of all the subsets of E) such that : for any hyperarc ({a 1 , a 2 , …},{ b 1 , b 2 ,…} one must have :
(a 1 Pb 1 ) v (a 1 Pb 2 ) v…v (a 2 Pb 1 ) v (a 2 Pb 2 ) v… That is : at least one of the a i must always precede one of the b j .
In order to meet the assumption introduced in §3.2, this definition must be completed by the condition that for any hyperarc (A,B), we must have Card(A) = 1 or card(B) = 1.
-When Card(A) = 1 and card(B) = 1 then the hyperarc is an ordinary arc.
-When Card(B) > 1, each hyperarc (e i, {e i1 ,...,e ik }) is represented by a set of arcs (e i ,e i1 ),..., ( e i ,e ik ) and an arc of circle centred on e i.
-When Card(A) > 1, each hyperarc ({e i1 ,...,e ik }, e i ) is represented by a set of arcs (e i1 ,e i ),..., ( e ik ,e i ) and an arc of circle centred on e i. Figure 3 gives the precedence hypergraph for the product given in figure 1 , associated to the four assembly sequences abcd, abdc, acbd and adcb. This hypergraph is equivalent to the two simple precedence graphs given in figure 2.
Input data
Data used for the determination of precedence hypergraphs are the assembly sequences provided by the software LEGA previously developed in our department. These sequences are strings of symbols, each symbol representing an assembly task : mating of a component or a subassembly, fastening, checking, … Assembly sequences, as provided by LEGA may involve generally different subassemblies and, for each subassembly (including the base one) different base components. They must first be parted in coherent subsets of sequences, all liable to be supported by the same assembly system, that is they must all involve the same subassemblies and each subassembly must always have the same base component. The corresponding partition is straightforward, it is fully described by Chen K. Thus in what will follow the objective will be to find a precedence hypergraph for each of this sets of sequences.
N.B. With the partition described above, since all sequences in each set involve the same base component, the assembly tasks may be expressed by the components involved. Thus, we avoid to use the liaisons and the problems associated, without any loss of generality since this is the way the tasks are described in precedence graphs.
Example : let us suppose that it would have made sense for the product given in figure 1 to have a subassembly (a, c) and that this subassembly would be a base subassembly, having a for base component, then LEGA would have given, besides the sequences already proposed :
Where A is a subassembly whose only assembly sequence is ac.
The partition proposed above would lead to two subsets : one made of the four sequences (I) given in § 2, and one made of the two sequences above.
DETERMINATION OF THE HYPERGRAPH FROM A SET OF ASSEMBLY SEQUENCES.
Definition : A set E of assembly sequences is equivalent to a logical formula whose variables are precedences between assembly tasks iff this formula produces all the sequences in E and no other sequences.
Example : the four sequences (I) have the following equivalent formula :
In the simple cases the clauses of the formula will be simple literals and the set of sequences admits one and only one precedence graph, that expresses graphically the formula equivalent to this set.
In the general case, given two assembly tasks i and j, there are three possibilities :
ii -i and j are indifferent, noted iIj, that is realisation of task i (resp. j) is totally independent of the realisation of task j (resp. i).
iii -i and j are involved in at least one precedence in a disjunctive clause, that is : (iPjv…). such a case may be considered as : " i must conditionally precede j " so, we shall note it : iP c j.
Situation i is easily detected, since iPj is trivially true iff i precedes j in every sequence. But, in order to reduce computing-time, we may part P relations in two new complementary relations :
Relation P D (direct precedence), defined by : for every pair i, j in S, iP D j is true iff there is no task k in S such that iPk and kPj are true.
Relation P I (indirect precedence), defined by : for every pair i, j in S, iP I j is true iff there is at least one task k in S such that iPk and kPj are true.
To detect when two tasks are indifferent, we shall use two properties.
Proposition 1. Any set of sequences may be parted in several subsets such that each subset has an equivalent precedence graph.
This proposition is well known, it has been demonstrated at least by K. Chen (1994) .
Proposition 2. Given a set of assembly sequences E equivalent to some precedence graph and two tasks i and j, i and j are indifferent iff there is at least one sequence where i and j are adjacent and for every sequence αijβ from E (where α and β are two strings of symbols) then αjiβ is also a sequence from E.
This proposition has been demonstrated by A. Bratcu (1999) .
From these two propositions, it follows that proposition 2 is true for any set of assembly sequences.
Situation iii is met when situations i and ii are not, that is we have iP c j or jP c i iff we have neither iPj nor jPi nor iIj. In order to determine which is true among iP c j or jP c i, it is easy to demonstrate that :
Proposition 3 : iP c j is true iff there is at least one sequence αijβ in E such that αjiβ is also in E and if there is a sequence γijδ in E such that γjiδ is not a sequence in E (α, β, γ and δ are strings in E).
These propositions allow to construct an hypergraph from any set of assembly sequences provided conditions defined in §3.2 and an other condition, that will be introduced hereafter, are met. However, in order to simplify the hypergraph construction algorithm, we shall introduce a new proposition.
Proposition 4. Given a set E of assembly sequences two tasks i and j in E cannot be adjacent in at least one sequence iff iP I j or jP I i is true.
This proposition is rather simple to grasp it means that neither direct precedence, nor indifference, nor conditional precedence between two tasks may forbid these to tasks to be adjacent in at least one assembly sequence.
Construction of hypergraphs follows from the previous discussion : for each pair of actions i,j, if there is at least one sequence αijβ :
1. If for each sequence αijβ (for any strings α and β) the sequence αjiβ is also in E, then iIj.
2. If for each sequence αijβ, there is no sequence αjiβ in E , then iP D j.
3. Relation P follow directly relation P D by means of transitivity.
4. For any pair i,j, such that : iIj, iPj and jPi are not true, if there is a sequence αijβ (resp. αjiβ )in E and if αjiβ (resp. αijβ) is not in E, then there is a disjunctive clause iPjv… (resp. jPiv…)
5. Construction of all the disjunctive clauses is realised by making the union of the partial clauses found in 4.
Additional condition :
Step 5 requires the following condition, to be added to the one given in §3.2. : any assembly task i must appear at most only once as first member of a disjunctive condition : iP(a 1 va 2 v…) and at most only once as second member of a disjunctive condition (a 1 va 2 v…)Pi.
Without this condition, it would be impossible to know how to merge the pairs i, j found at step 5.
CONCLUSION
In this paper the authors have proposed an extension of the traditional precedence graphs, the precedence hypergraphs, that allow to unify the representation of (almost) any set of assembly sequences. Obviously algorithms dealing with ALB or ALD based on precedence graphs may easily be extended to precedence hypergraphs. The method used for the determination of the precedence constraints is probably able to handle any logical combination of precedence constraints but only the ones used in this paper allow a representation by hypergraphs as defined in §3.3. Also a method to construct a precedence hypergraph from a set of assembly sequences has been proposed, with only small restrictions on the form of the constraints underlying this set of sequences. The resulting algorithm is polynomial. The combinatorial complexity still lies in the initial assembly sequence determination where it is contained by heuristics, as described previously by J.M. Henrioud
